



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/749,819	12/28/2000	Hiroaki Fukuda	201392US2	5195
22850	7590	06/15/2004	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			TUCKER, WESLEY J	
		ART UNIT	PAPER NUMBER	
		2623	18	
DATE MAILED: 06/15/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/749,819	FUKUDA ET AL.	
	Examiner Wes Tucker	Art Unit 2623	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 24 March 2004.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-20 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

Response to Amendment

1. Applicant's response to the last Office Action, filed March 24, 2004 has been entered and made of record.

2. Applicant has amended Claims 1, 4, 6, 9, 11, 14, and 16, and added Claims 17-20. Claims 6-12 are pending.

3. Applicant's arguments have been fully considered but are not persuasive for at least the following reasons:

4. Applicant's arguments, pages 9 and 10, filed March 24, 2004, with respect to the rejection(s) of claim(s) 1, 2, 6, 7, 11, 12, and 16-20 under 35 U.S.C. 102(b) in view of U.S. Patent 6,457,779 to Harrell have been fully considered and are persuasive.

Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of the combination of U.S. Patents 6,457,779 to Harrell and 6,704,456 to Venable.

5. With regard to claims 4, 9, and 14, applicant has amended to add the limitation of setting a redundant transfer mode such that a plurality of processing elements in said arithmetic processing section receive data from a single memory address. Applicant argues that Manning teaches reading from two different sources an SRAM and a cache as a redundant mode (p.10 of applicant's response), however the

plurality of processing elements still receive data from a single memory address. The burst memory device (Manning column11, lines 60-65) still accesses the same location for every read operation even if it uses the main memory in the event of a cache miss and therefore the rejection of claims 4, 9, and 14 still applies and is made FINAL in view of the combination of Harrell, Venable, and Manning.

With regard to the 112 rejection of claims 1-16, the amendment more clearly defines the meaning of a reproduced image instead of the previous term “manifest image.” The 112 rejection is withdrawn.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 1, 2, 6, 7, 11,12, and 16-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of U.S. Patent 5,457,779 to Harrell and U.S. Patent 6,704,456 to Venable.

8. With regard to claim 1, Harrell discloses an image processing apparatus comprising:

an arithmetic processing unit (Fig.5, elements 401a - 401d) which processes image data, being a digital signal prepared based on an image, as a manifest image, said arithmetic processing unit including,

a programmable arithmetic processing section (Fig.5, element 410) of SIMD (Single Instruction Multiple Data stream) type that can process a plurality of image data at the same time (column 17, lines 18-24). In Figure 5, element 410 is an arithmetic logic unit and each processor 401a – 401d has its own arithmetic logic unit enabling SIMD operation. All arithmetic processing units are programmable.

a plurality of memories (Fig.5, elements 701a-701d and Fig.6, elements 701a-701d) connected to said arithmetic processing section (Fig.5, element 410); and a memory controller (Fig.6, element 700a) which controls each of said memories,

wherein said memory controller controls transfer of image data performed between said memory and said arithmetic processing section based on image data processing said programmable arithmetic processing section is programmed to perform. (column 17, lines 60-65 and column 18, lines 12-15). Here a cross point circuit (Fig.6, element 705) is explained as part of the indirection circuit (Fig.6, element 700a). The cross point circuit operates with combinational logic circuit (Fig.6, element 710) as a part of the indirection circuit or memory controller and controls the data transfer between the memories and mathematical unit (Fig. 5, element 410) or arithmetic processing section. It is understood that the transfer of image data would be transferred under control of the indirection circuit according to the programmable arithmetic sections selected functions.

Harrell does not expressly disclose a sensor board unit arranged to receive image data based on a scanned original document or an image writing unit arranged to transfer said reproduction of said original document to a second document. Venable discloses a scanner (column 5, lines 60-68) which inherently contains a sensor board arranged to receive image data based on a scanned original document. Venable also discloses a printer (column 5, lines 60-68), which is interpreted as an image writing unit arranged to transfer said reproduction of said original document to a second document. Venable discloses a scanner for scanning images and then performing some kind of image processing and then printing the finished image on a printer (column 5, lines 60-68). This is a common practice in image processing and it is often desirable to scan a printed document on a scanner, perform some kind of image processing on the document and then print the new and improved image on a printer in order to create an improved document. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use a scanner and printer with the invention of Harrell in order to input a document via scanner, perform image processing on that document and then create a new improved document via printer.

9. With regard to claim 2, Harrell discloses the image processing apparatus according to claim 1, wherein said memory controller (Fig. 6, 700a) is connected to a control register (Fig. 6, element 710), and said control register has a data transfer mode setting function (Fig. 6, element 712) for setting the data transfer mode of the memory connected to the memory controller. The combinational logic element 710 determines

how data is transferred from memory 701a-d to the mathematical unit 410 via the cross point circuit 705. The combinational logic element 710, which is part of the memory control also has a selection mode element 712 that selects the mode in which the data from memory will be transferred (column 21, lines 7-13).

10. Claims 6 and 7 are similar to claims 1 and 2 except that 6 and 7 make reference to means. It is understood that means is included in the elements such as registers, controllers, units, etc. Therefor the discussions of claims 1 and 2 apply for claims 6 and 7.

11. Claims 11 and 12 are similar to claims 1 and 2 except that 11 and 12 make reference to method. It is understood that the intended method is included in the apparatus claimed in claims 1 and 2. Therefore the discussions of claims 1 and 2 apply for claims 11 and 12

12. With regard to claim 16, Harrell discloses A computer readable medium for storing instructions (column 10, lines 15-20), which when executed by a computer, causes the computer to perform an image processing method to be executed by an image processing apparatus, said image processing apparatus including an SIMD type arithmetic processing section for processing a plurality of image data (Fig.5, element 410), being digital signals prepared based on an image, at the same time; a plurality of memories (Fig. 6, elements 701a-701d) connected to said arithmetic processing

section; and a memory controller (Fig.6, element 700a) for controlling each of said memories, the method comprising:

an image data control step for controlling transfer of image data, performed between said memory and said arithmetic processing section, by said memory controller, said transfer of data based on image data processing said programmable arithmetic processing section is programmed to perform (column 21, lines 7-13). It is understood that the transfer of image data would be transferred under control of the indirection circuit according to the programmable arithmetic sections selected functions.

See also discussion for claims 1 and 2.

Harrell does not disclose receiving said image data from a sensor board unit arranged to receive image data based on a scanned original document or transferring a reproduction of said original document to a second document. Venable discloses a scanner (column 5, lines 60-68) which inherently contains a sensor board arranged to receive image data based on a scanned original document. Venable also discloses a printer (column 5, lines 60-68), which is interpreted as an image writing unit arranged to transfer said reproduction of said original document to a second document. Venable discloses a scanner for scanning images and then performing some kind of image processing and then printing the finished image on a printer (column 5, lines 60-68). This is a common practice in image processing and it is often desirable to scan a printed document on a scanner, perform some kind of image processing on the document and then print the new and improved image on a printer in order to create an improved document. Therefore it would have been obvious to one of ordinary skill in

the art at the time of invention to use a scanner and printer with the invention of Harrell in order to input a document via scanner, perform image processing on that document and then create a new improved document via printer.

13. With regard to claim 17, Harrell and Venable disclose the image processing apparatus according to claim 1, further comprising an image data control unit arranged to expand an image area of said image data (Harrell, column 10, lines 10-14). Here Harrell discloses spreading vertex information of the image across multiple memories. It is understood that areas can be chosen or manipulated according to the user's choice for processing the image.

14. With regard to claim 18, Harrell and Venable disclose the image processing apparatus according to claim 17, but do not explicitly disclose wherein said image data control unit is arranged to scale said image data, however scaling images is well known in the art and Examiner takes official notice.

15. With regard to claim 19, Harrell and Venable disclose the image processing apparatus according to claim 17, wherein said image data control unit is arranged to synthesize a plurality of sets of image data (Harrell column 10, lines 10-14). The different memories are used to process different parts of the image so the data control unit must be inherently configured to synthesize a plurality of sets of image data as image data is divided among a plurality of memories.

16. With regard to claim 20, Harrell and Venable disclose the image processing apparatus according to claim 19, and Venable discloses wherein at least one of said plurality of sets of image data is communicated to said image processing apparatus from another apparatus (column 5, lines 64-68). Here Venable discloses images that can be stored in memory, printed, or transferred via network.

Claim Rejections - 35 USC § 103

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

18. Claims 3,4,8,9,13, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of U.S. Patent 5,457,779 to Harrell and U.S. Patent 6,704,456 to Venable and further in view of U.S. Patent 5,729,503 to Manning.

With regard to claim 3, Harrell and Venable disclose the image processing apparatus according to claim 2, but does not disclose a controller register that changes over setting of a random access mode in which an access is set to access the memory, and setting of an automatic access mode in which an address is automatically updated to access the memory, in accordance with a control signal provided from outside.

Manning discloses a controller register that changes depending on the memory access setting (column 11, lines 9-15). Here a multiplexer is described to select

between a page mode and a burst mode of memory access. The multiplexer is the acting memory controller containing a register that changes according to the memory access mode in this embodiment. The page mode memory access is equivalent to an automatic access mode in which an address is automatically updated to access the memory, and the burst mode is equivalent to the random access mode in which an address is set to access the memory. The burst mode and page mode are described in column 3, lines 3-23. A memory controller is also described in another embodiment of the invention that selects between burst and page transfer modes (column 11, lines 35-55). The control signal for choosing the transfer mode comes from outside and is represented by control signal lines 116 (column 11, lines 37-40) or in the case where the multiplexer acts as the memory controller, the multiplexer select is the outside signal (column 11, lines 13-15).

Manning teaches that these memory access modes are used for high speed data access and for compatibility with existing memory systems (column 2, lines 53-55). Manning gives more details on the advantages of using these kinds of memory access modes in column 3, lines 10-23. When accessing memory for a great amount of data such as in image processing speed is very advantageous. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to employ the memory access modes of Manning in order to provide increased speed in processing large amounts of image data.

19. With regard to claim 4, Harrell and Venable disclose the image processing apparatus according to claim 2. Harrell does not disclose an apparatus wherein said control register reads data redundantly from said memory, in accordance with a control signal provided from outside, and sets a redundant readout transfer mode for transferring data to said arithmetic processing section. Manning discloses reading data redundantly (column 11, lines 60-65). Here reading data redundantly is interpreted as reading data from two different sources. Manning refers to reading data from the SRAM cache in addition to the memory. It is understood that a redundant transfer mode would have to be set in the memory controller register.

Manning teaches that the advantage of reading data redundantly or from two sources is that it yields a higher performance computer design by providing fast access to main memory in the event of a cache miss. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to use redundant memory data readout employed by Manning in order to produce a higher performance computer by providing fast access to memory.

20. With regard to claims 8 and 13, the discussion of claim 3 applies. With regard to claims 9 and 14, the discussion of claim 4 applies.

21. Claims 5,10, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of U.S. Patent 5,457,779 to Harrell and U.S. Patent 6,704,456 to Venable and further in view of U.S. Patent 6,229,954 to Yamagami et al.

22. With regard to claim 5, Harrell and Venable disclose the image processing apparatus according to claim 2, but does not disclose the apparatus wherein said control register reads data from said arithmetic processing section by thinning out, in accordance with a control signal provided from outside, and sets a thinning-out read transfer mode for transferring data to said memory. Yamagami discloses a thinning out process (column 4, lines 15-25). Here a thinning-out process circuit (Fig.2, element 204) is disclosed and is controlled by the bus controller (Fig.2, element 206) which controls the data transfer between memory and the thinning out circuit and is therefore the memory control. The bus controller receives an outside signal from the External I/F Controller (Fig.2, element 207) and sets the data transfer to thinning-out. Thinning-out of data in a digital image environment is useful because memory is limited and digital images contain a relatively large amount of data. Any thinning out or minimization of data needed to represent the digital image will result in more available memory to be used. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to use the thinning out technique of Yamagami in order to better utilize limited memory in the environment of digital imaging.

23. With regard to claims 10 and 15, the discussion of claim 5 applies.

Conclusion

24. Applicant's amendment necessitated the new grounds of rejection presented in the Office Action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


25. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Wes Tucker whose telephone number is 703-305-6700. The examiner can normally be reached on 9AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amelia Au can be reached on (703) 308-6604. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Wes Tucker

6-3-04



Jon Chang
Primary Examiner